S1C17601 seiko epson corporation low power 16-bit single chip microcontroller low power mcu (operating voltage 1.8 v, 0.6 a/sleep, 2.0 a/halt) flash memory(32kbyte), 8.2mhz high speed operating at 1.8v power voltage lcd driver: max 128 segment, 16s eg x 8com or 20seg x 4com analog i/f: a/d converter(inl/dnl max. 1.5lsb), r/f converter s1c17 high performance 16-bit risc cpu core with c optimized compact code and serial ice support ? descriptions the S1C17601 is a 16-bit mcu featuri ng high-speed low-power operations, comp act dimensions, wide address space and on-chip ice. a/d converter and r/f converte r are built in and sensor of various anal og i/f can be connected. it is suitable for the application of health care product, sports watch and meter modul e etc. with sensor that is required a small size and micro display in the battery driven. ? features cpu epson original 16-bit risc cpu core s1c17 16 bit x 16 bit + 32 bit product-sum operati on, 16 bit 16 bit division arithmetic unit iosc oscillator circuit 2.7 mhz (typ.) oscillating start up 5 s (max.) boot clock (external components not required.) osc3 oscillator circuit crystal oscillato r circuit or ceramic oscillator circuit, 8.2 mhz (max.) or external clock input osc1 oscillator circuit crystal o scillator circuit 32.768 khz (typ.) internal flash memory 32 kbytes (for both instructions and data) allows 1,000 rewrites (min.) read/write protection function allows onboard rewriting with the icd mini (s5u1c17702h) debug tool and self-rewriting via software. internal ram 2 kbytes internal display ram 20 bytes a/d converter 10 bit resolution 4ch r/f converter dc oscillation/ac oscillation/external input 1ch. input/output port max. 24-bit general purpose input/output (shared with per ipheral circuit input/output pins) serial interfaces spi (master/slave) 1ch i 2 c (master) 1ch i 2 c (slave) 1ch uart (460,800 bps, irda1.0 compatible) 1ch timers 8-bit timer (t8f) 1ch 16-bit timer (t16) 3ch pwm timer (t16e) 1ch 8-bit osc1 timer (t8osc1) 1ch clock timer (ct) 1ch stopwatch timer (swt) 1ch watchdog timer (wdt) 1ch lcd driver 16 seg x 8 com or 20 seg x 4 com (1/3 bias) internal booster power supply circui t (16-value programmable contrast) supply voltage detector 15-value programmable (1.8 v to 3.2 v) interrupts nmi, p port input interrupt 3ch. serial interface interrupt 4ch. timer interrupt 9ch. lcd, svd, adc, rfc interrupt power supply voltage 1.8 v to 3.6 v (for normal operations) 2.7 v to 3.6 v (for fl ash deletion/programing) including voltage regulator circuit (wit h binary programmable operating voltage) operating temperat ure -25c to 70c power consumption sleep mode: 0.6 a typ. (osc1=off, iosc=off, osc3=off)
S1C17601 2 seiko epson corporation halt mode: 2.0 a typ. (osc1=32 khz, iosc=off, osc3=off, pcken=0x0, lcd off) 2.7 a typ. (osc1=32 khz, iosc=off, osc3=off, pcken=0x0, lcd on (all lcd on, maximum contrast, vc2 standard) when operating: 12 a typ. (osc1= 32khz, iosc=off, osc3=off, lcd off) 340 a typ.(osc1=off, iosc=off, os c3=1 mhz ceramic oscillator) shipping form tqfp13-64 package (10 mm x 10 mm body, 0.5 mm pitch) vfbga8h-81 package (8 mm x 8 mm, body, 0.8 mm pitch) bare chip 100 m pitch
S1C17601 seiko epson corporation 3 ? block diagram semiconductor operations division seiko epson corporation ic sales department ic international sales group 421-8 hino, hino-shi, tokyo 191-8501, japan phone: 042-587-5814 fax: 042-587-5117 notice: no part of this material may be reproduced or duplicated in any fo rm or by any means without the written permission of seiko ep son. seiko epson reserves the right to make c hanges to this material without notice. se iko epson does not assume any liability of a ny kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, furt her, there is no representation that this material is app licable to products requiring high level reliab ility, such as, medical products. moreo ver, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that any thing made in accordance with this material will be free from any patent or copy right infringement of a third party. this material or portio ns thereof may contain technology or the subject relati ng to strategic products under the control of the foreign exchange and foreign trade la w of japan and may require an export license from the ministry of economy, trade and industry or other approval from another government ag ency. all brands or product names mentioned herein are trademarks and/ or registered trademarks of t heir respective companies. ?seiko epson corporation 2009, all rights reserved. * this product uses superflas h? technology licensed from s ilicon storage technology, inc. http://www.epson.jp/device/semicon_e/ ? epson semiconductor website document code: 410954302 first issue oct, 2009 cpu core s1c17 inter nal r am (2k bytes) fl ash memor y (32k byt es) display ram (2 0 by t e s) test circuit reset circuit i/o 1 ( 0x4000-) interrupt controller prescaler 8-bit timer 16-bit timer ua rt (1ch ) spi i 2 c master (1ch) i 2 c slave (1ch) i/o 2 (0x5000-) power generator r/f converter a/ d c onv erter svd circuit lc d dr iver m is c r eg i st er oscillator/ clock generator 8-bit osc1 pwm tim er clo ck ti mer stopwatch tim er watchdog timer 16-bit pwm timer (2c h) i/ o p or t/ i/ o m ux test1-3 #test #reset excl0-2 (p0 2, p04,p0 5) sin, sout(p21-20 or p24-2 3) sclk( p17) sdi, sdo, s piclk(p2 1- 20 , p17) #spis s( p22) sda0, scl0( p1 1- 10) sda1, scl1(p11-1 0 or p13- 14) #bfr( p12) p00-07, p10-17, p20-27 excl3(p06), excl4(p0 7), tout3( p23), tout4(p02), t out n3(p24), t out n4(p01) tout5(p24) fout 1(p16), fout h( p22) osc1-2, osc3-4 seg0-16/19, com0-7/4 lfro(p00) ai n0-3, #a dt rg (p07-04, p03) rfi n, r ef, s ena, se nb( p15-1 2) rfclko(p00) v dd , v ss , v d1 , v c1 -v c3 , ca-c b dc lk , dst 2, ds io(p27-25) 32 bits 1 cyc le 16 bi ts 1 -5 cyc les 8 /16 bi ts 1 c ycl e 8 /16 bi ts 1 c ycl e 16 bit s 1 cyc les inte rrupt s ystem cpu core s1c17 inter nal r am (2k bytes) fl ash memor y (32k byt es) display ram (2 0 by t e s) test circuit reset circuit i/o 1 ( 0x4000-) interrupt controller prescaler 8-bit timer 16-bit timer ua rt (1ch ) spi i 2 c master (1ch) i 2 c slave (1ch) i/o 2 (0x5000-) power generator r/f converter a/ d c onv erter svd circuit lc d dr iver m is c r eg i st er oscillator/ clock generator 8-bit osc1 pwm tim er clo ck ti mer stopwatch tim er watchdog timer 16-bit pwm timer (2c h) i/ o p or t/ i/ o m ux test1-3 #test #reset excl0-2 (p0 2, p04,p0 5) sin, sout(p21-20 or p24-2 3) sclk( p17) sdi, sdo, s piclk(p2 1- 20 , p17) #spis s( p22) sda0, scl0( p1 1- 10) sda1, scl1(p11-1 0 or p13- 14) #bfr( p12) p00-07, p10-17, p20-27 excl3(p06), excl4(p0 7), tout3( p23), tout4(p02), t out n3(p24), t out n4(p01) tout5(p24) fout 1(p16), fout h( p22) osc1-2, osc3-4 seg0-16/19, com0-7/4 lfro(p00) ai n0-3, #a dt rg (p07-04, p03) rfi n, r ef, s ena, se nb( p15-1 2) rfclko(p00) v dd , v ss , v d1 , v c1 -v c3 , ca-c b dc lk , dst 2, ds io(p27-25) 32 bits 1 cyc le 16 bi ts 1 -5 cyc les 8 /16 bi ts 1 c ycl e 8 /16 bi ts 1 c ycl e 16 bit s 1 cyc les inte rrupt s ystem
|
